

004.021

· · · , · · · " " ,

—

—

4G

:

—

—

4G

:

Efficiency of multiprocessor system usage is strongly dependent on methods of schedule design – the way of task distribution on each processor to decrease overall schedule time. This article is devoted to the part of this process - schedule design on example of software development for 4G base stations.

**Key words:** multiprocessor system, schedule design, genetic algorithm.

( )

,

,

,

,

,

( ).


( ).

,


- -
- 4G
- 2.

.1.

( ),



.1.




.2.

, ( ).


( .2)

( .3).

( .4)



.3.



.4.

- 1.
- 2.
- 3.
- 4.

$$\sum_{i=0}^N W_i$$

, i ,

$W_i$

$N$

- 5.
- 6.
- 7.
- 8.
- 9.
- 10.
- 11.

3.

« - » « - ».

- $W$  :  $\check{S} \in W$   $P$  :
- $P = \emptyset$ .
- $\{s$  ,  $r_s$  .  $k_s$  .  $t_s$  .
- $R$

$$R = \{R_0, R_1, \dots, R_i\}.$$

$$G = (S_n, S_a),$$

$$S_n = \{n_i, i = 1..N\} -$$

$$S_a = \{(n_i, n_j) | n_i \rightarrow n_j\} -$$

$w_i$ .

$n_i$

$G$

$\Phi$   $g$ ,


$$S_p = \{p_k, k = 1..P\},$$

$P -$   $n_i$   $g(n_i)$   $p_k$   $\bar{g}(p_k)$   $\forall g \in \Phi \exists \bar{g}$   $S_g -$   $S$   $S_g \subseteq S_t$   $S_t -$   $G$   $S_p -$   $s \in S_g$   $n_i \notin \bar{g}(p_k)$   $s(n_i, p_k)$   $n_i$   $p_k$   $s$   $g$   $(n_i, n_j) \in S_a$   $\forall p_l \in g(n_i) : p_l \in g(n_i) \quad s(n_i, p_l) + w_i \leq s(n_j, p_l)$   $p_l \notin g(n_i) \quad \exists p_k \in g(n_i) \mid s(n_i, p_k) + w_i + s(n_j, p_l)$   $\forall p_k \in S_p, \forall n_i \in S_n, n_j \in \bar{g}(p_k) :$   $n_i \neq n_j \wedge s(n_j, p_k) \geq s(n_i, p_k), \quad s(n_j, p_k) \geq s(n_i, p_k) + w_i$  « - »

$T -$   $\langle M, N, T \rangle$   $M -$   $N -$   $M \times M$   $j \in N$   $G_1 = \langle M, N, T \rangle$  « - » « - » WIMAX ( .5).


$$G_2 = \langle M', N', T' \rangle$$

( .6).



.5.

" - "



.6

" - "

( )





$j_f \in F$ 
 $j_f$ 

1.

2.


3.

4.


1.

2.

3.



.7:



.8:

« - »,  $\tilde{S} \in W$   $t_{\tilde{S}} > 0$   
 $t_{\tilde{S}} = 0$

$i \in M$   $\hat{v}(i)$ ,  $i$ .

$$\hat{v} = \max\{t_j + \hat{v}(j) \mid j \in M\},$$

$$i_0, \hat{v}(i_0) = 0.$$


$M = M_0 \cup M_1 \cup M_2$ ,  $M_0$  -  
 $M_1$  -  
 $M_2$  -  
 $i \in M$   $r(i)$  -  
 $i$   $\hat{v}(i)$  -  
 $i$ .

$$M_0 = \emptyset, M_1 = \{i\}, M_2 = \frac{M}{M_1}, M = \emptyset, r = |\{j \mid j = i\}|, j \in M$$

1.  $M_1 = \emptyset$ ,
2.  $i_1 \in M_2$ ,  $M_0$ .
3.  $j$   $i_1$ ,  $i_2$ ,  $\hat{v}(i_2)$   
 $\hat{v}' = t(j) + \hat{v}(i_1)$   $\hat{v}(i_2)$   $\hat{v}'$   $\hat{v}'$   $r(i_2)$   
 $1$   $\hat{v}(i_2) = 0$   $i_2$   $M_2$   $M_1$ .

$$V = \min\{-t_j + V(j) \mid ij\}.$$

$$d = V(i) - t(j) - v(j)$$



. 9:

46

. 1:

0	10	0	36	36
8	10	12	26	14
2	2	2	10	8
<b>1</b>	<b>2</b>	<b>0</b>	<b>0</b>	<b>0</b>
3	10	4	36	32
<b>4</b>	<b>10</b>	<b>2</b>	<b>2</b>	<b>0</b>
<b>7</b>	<b>2</b>	<b>44</b>	<b>44</b>	<b>0</b>
<b>6</b>	<b>2</b>	<b>42</b>	<b>42</b>	<b>0</b>
<b>5</b>	<b>30</b>	<b>12</b>	<b>12</b>	<b>0</b>
9	10	22	36	14

1,4,5,6 7

2

5.



**1:** « ».

1.  $\check{S} \in W$ ,  $W$  -
  - a.  $H_k$ .
  - b.  $P_S$ .
  2.  $W$   $K$
  3.  $k = \overline{1, K}$ ,  $M_k$ .
  4.  $M_k^i, i = \overline{1, N_k}$   $k$ .
  5.  $P_k^i$ .
  6.  $j = 1$ .
  7.  $j < M_k$ .
  8.  $T_j$ .
  9.  $T_j$   $P_k^i$ .
  10.  $i$ .
  11.  $j$ .
  12.  $k$ .
- 2:** « » - « »

1.  $\check{S} \in W$ ,  $W$  - ,  
:
- $H_k$ .
  - $P_{\check{S}}$ .
  - $\Pi_{\check{S}}$
2.  $W$   $K$
3.  $k = \overline{1, K}$ ,  $M_k$  .
4.  $M_k^i, i = \overline{1, N_k}$   $k$  .
5.  $P_k^i$  .
6.  $j = 1$ .
7.  $j < M_k$ .
8.  $T_j$  .
9.  $T_j$   $P_k^i$  .
10. ,  $i$ .
11. ,  $j$ .
12.  $k$ .
- 3:** « » -  
« »
- ( 2).

. 2:

1	10	-
2	5	1
3	5	1
4	9	-
5	5	2,3
6	3	4




. 10: " - "

( . 10).

2

22

( . 11).



. 11:

2.

6

4

3,

1.

$\check{S} \in W$ ,  $W$  -

a.

$H_k$ .

b.

$P_S$ .

c.

$\Pi_S$

2.

$W$

$K$

3.

$k = \overline{1, K}$ ,  $M_k$

4.

$M_k^i, i = \overline{1, N_k}$

$k$ .

5.

$P_k^i$

6.

$j = 1$ .


7.

$j < M_k$ .

8.

$T_j$

- 9.  $T_j$   $P_k^i$ .
- 10.  $i$ .
- 11.  $j$ .
- 12.  $k$ .



4: , 20 3, .

Np-

( ) – , . [8],[9],[10].

13.




. 13:





( . 14).



. 14:

$K_c$  –

,  $K_m$  –

( )

( $T$ ).

800 000

$K_c > 0.4$

1.

70,


7

35

2 (1).  
22 (2).

. 2:

1	9	
2	9	
3	9	
4	8	
5	9	
6	0	1



. 15:

« 15. - », 2 3 ( . .  
12) 2 .  
6.


«Offline Sceduler».

C#

WIMAX 32  
LTE


( . 16) 97 1087 116 87317 .  
2 4

« ( ) », « ( ) », « ( ) »




. 16:

1, 2, 2, 4, 4, 1000, 500, 378, 2000



. 17:

4, 1000, 413.



. 18:

13, 200, 1734.

13  
 ( .17).  
 , ,  
 , 4 413  
 « » ,  
 3 . 4  
 4 ,  
 .  
 .  
 .  
 1.  
 • « - » « - » ,  
 • ,  
 • ,  
 2. ,  
 ,  
 3. 30  
 .  
 .

1. . . . , 1984 .
2. Mohammadi and S. Aki, "Scheduling Algorithms for Real-Time Systems", TR No.2005-499 Queen's University Publication. 2005.
3. Srinivasan, P. Holman, J. Anderson, and S. Baruah, "The Case for Fair Multiprocessor Scheduling", 2002.
4. Krishna and K. Shin, "Real Time Systems", McGraw-Hill, 1997.

5. . . . . , . . . . . ,  
" . . . . . ", 1999 .
6. . . . . , . . . . .  
" . . . . . ", 1965 .
7. Phu D. Hoang and Jan M. Rabaey "Scheduling of DSP Programs onto Multiprocessors for Maximum Throughput" IEEE TRANSACTIONS ON SIGNAL PROCESSING, VOL. 41, NO. 6, JUNE 1993 p.2225
8. Robert W. Amphlett and David R. Bull "GENETIC ALGORITHM BASED DSP MULTIPROCESSOR SCHEDULING", Centre for Communications Research, University of Bristol, Bristol, UK.
9. Peter Koch, Niels Larsen, Thomas Bauer, Ole Ejlersen "GENETICAS: A Multi-DSP Scheduling Technique Based on Genetic Algorithms" .The DSP Research Group Institute for Electronic Systems, Aalborg University
10. Pavel Osmera, Bronislav Lacko, Masopust Petr "Parallel Evolutionary Algorithms", Pruceedinpr 2003 IEEE International Symposium on Computational Intelligent in Robtics and Automatiun July 16-20,2003, Kobe, Japan
11. Shrutisagar C Sridhara, Krishnan N "Double Abstraction Level Heuristic Power Optimization for Digital Signal Processors Using GA's", Mepco Schienk Engg.